Serial No. 10/633,538

Attorney Docket No. 030927

Date Response Filed: December 15, 2005

AMENDMENTS TO THE CLAIMS

Listing of claims:

This listing of claims replaces all prior versions and listings of claims in the application.

Claim 1 (Previously Presented): A semiconductor device, comprising:

a semiconductor substrate;

a gate electrode formed on said semiconductor substrate via a gate insulating film;

a source region and a drain region of a first conductivity type formed on both sides of said

gate electrode, respectively, in said semiconductor substrate; and

a punch-through stopper region of a second conductivity type formed in said

semiconductor substrate such that said second conductivity type punch-through stopper region is

located between said source region and said drain region at distances from said source region and

said drain region and extends in a direction perpendicular to a principal surface of said

semiconductor substrate,

wherein a concentration of an impurity element of the second conductivity type in said

punch-through stopper region is set to be at least five times greater than a substrate impurity

concentration between said source region and said drain region,

said punch-through stopper region being formed such that a bottom of the punch-through

stopper region is located in the vicinity of a well located underneath said source and drain regions

and such that a bottom edge of said source and drain regions is located closer to a top of said

Serial No. 10/633,538

Attorney Docket No. 030927

Date Response Filed: December 15, 2005

punch-through stopper as compared with said bottom of said punch-through stopper.

Claim 2 (Original): The semiconductor device as claimed in claim 1, wherein a bottom

of the punch-through stopper region extends deeper than the source region and the drain region.

Claim 3 (Original): The semiconductor device as claimed in claim 1, wherein a top of

the punch-through stopper region is located at a depth equal to or less than 10 nm from a surface

of a channel formed in the semiconductor substrate.

Claim 4 (Original): The semiconductor device as claimed in claim 1, wherein a width of

the punch-through stopper region is equal to or more than 10 nm.

Claim 5 (Previously Presented): The semiconductor device as claimed in claim 1,

wherein the source region and the drain region formed above said well are in a device region of

the second conductivity type having the substrate impurity concentration, and the device region

has a lower impurity concentration than said well as the substrate impurity concentration.

Claims 6-7 Cancelled

Claim 8 (Original): The semiconductor device as claimed in claim 1, wherein the source

Serial No. 10/633,538

Attorney Docket No. 030927

Date Response Filed: December 15, 2005

region includes in a surface part thereof a first extension part extending along a surface of the

semiconductor substrate in a direction toward the drain region, the drain region includes in a

surface part thereof a second extension part extending along the surface of the semiconductor

substrate in a direction toward the source region, a lower part of said first extension part forms a

first pocket region extending toward said second extension part, and a lower part of said second

extension region forms a second pocket region extending toward said first extension part.

Claim 9 (Original): The semiconductor device as claimed in claim 1, wherein a length of

a gate is equal to or less than 0.1 μm.

Claim 10 (Original): The semiconductor device as claimed in claim 1, wherein the

punch-through stopper region is doped by one of B and P.

Claim 11 (Original): A CMOS integrated circuit device, comprising:

a semiconductor substrate wherein a first device region and a second device region are

defined, said first device region being formed with a first element of a first conductivity type

including an inversion channel of a second conductivity type, and said second device region

being formed with a second element of the second conductivity type including an inversion

channel of the first conductivity type;

a first well of the first conductivity type having a higher impurity concentration and

Serial No. 10/633,538

Attorney Docket No. 030927

Date Response Filed: December 15, 2005

formed in said first device region at a distance from a surface of said semiconductor substrate;

a second well of the second conductivity type having a higher impurity concentration and formed in said second device region at a distance from the surface of said semiconductor substrate;

a first gate electrode formed on said semiconductor substrate via a first gate insulating film so as to correspond to said first device region;

a second gate electrode formed on said semiconductor substrate via a second gate insulating film so as to correspond to said second device region;

a first source region and a first drain region of the second conductivity type formed in said first device region in said semiconductor substrate on both sides of said first gate electrode, respectively, at a distance from said first well;

a second source region and a second drain region of the first conductivity type formed in said second device region in said semiconductor substrate on both sides of said second gate electrode, respectively, at a distance from said second well;

a first punch-through stopper region of the first conductivity type formed between said first source region and said first drain region at distances from said first source region and said first drain region in said first device region in said semiconductor substrate and extending in a direction perpendicular to a principal surface of said semiconductor substrate; and

a second punch-through stopper region of the second conductivity type formed between said second source region and said second drain region at distances from said second source

Serial No. 10/633,538

Attorney Docket No. 030927

Date Response Filed: December 15, 2005

region and said second drain region in said second device region in said semiconductor substrate

and extending in a direction perpendicular to the principal surface of said semiconductor

substrate,

wherein a bottom of said first punch-through stopper region reaches in the vicinity of said

first well, and

a bottom of said second punch-through stopper region reaches in the vicinity of said

second well.

Claim 12 Cancelled

Claim 13 (Original): The CMOS integrated circuit device as claimed in claim 11,

wherein the first source region includes in a surface part thereof a first extension part extending

along the surface of the semiconductor substrate in a direction toward the first drain region, the

first drain region includes in a surface part thereof a second extension part extending along the

surface of the semiconductor substrate in a direction toward the first source region, the second

source region includes in a surface part thereof a third extension part extending along the surface

of the semiconductor substrate in a direction toward the second drain region, and the second

drain region includes in a surface part thereof a fourth extension part extending along the surface

of the semiconductor substrate in a direction toward the second source region,

said first extension part includes a first pocket region formed by a lower part of said first

Serial No. 10/633,538

Attorney Docket No. 030927

Date Response Filed: December 15, 2005

extension part and extending toward said second extension part, and said second extension part

includes a second pocket region formed by a lower part of said second extension part and

extending toward said first extension part, and

said third extension part includes a third pocket region formed by a lower part of said

third extension part and extending toward said fourth extension part, and said fourth extension

part includes a fourth pocket region formed by a lower part of said fourth extension part and

extending toward said third extension part.

Claim 14 (Original): The CMOS integrated circuit device as claimed in claim 11,

wherein lengths of the first and second gate electrodes are equal to or less than 0.1 μm.

Claim 15 (Original): The CMOS integrated circuit device as claimed in claim 11,

wherein the first punch-through stopper region is doped by one of B and P, and the second

punch-through stopper region is doped by the other one of B and P.

Claims 16-20 Cancelled

Claim 21 (New): The semiconductor device as claimed in claim 1, wherein the punch-

through stopper region is formed such that a bottom of the punch-through stopper region reaches

the well.

Serial No. 10/633,538

Attorney Docket No. 030927

Date Response Filed: December 15, 2005

Claim 22 (New): The CMOS integrated circuit device as claimed in claim 11, wherein

the bottom of the first punch-through stopper region reaches the first well and the bottom of the

second punch-through stopper region reaches the second well.